Something Great :D

1. I finished the dsp lab on time.. and the TA is cute.. opss.. hehehe...

2. My VHDL homework #6 is made as a skema to all the class.. (Well, nobody knew it was mine but a few close friend..) and I even surprise myself.. Hehehehe...